WELLS ST JOHN PS

RECEIVED CENTRAL FAX CENTER

5098383424

P.02

JAN 0 9 2004

OFCAL

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No	10/050,347
Filing Date	January 15, 2002
Inventor	
Assignee	
Group Art Unit	
Examiner	Schillinger, L.
Attorney's Docket No	
Title: Methods of Forming Transistors	

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449. No admission is made regarding whether all the submitted references are prior art.

This Supplemental Information Disclosure Statement is being filed after the filing of the Request for Continued Examination (RCE) Application and before receipt of the first Office Action. Therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. §1.17(p) to Deposit Account No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the above fee.

Citation of these references is respectfully requested.

Respectfully submitted,

Date: 1-9-2004

Jennifer J. Taylor Ph.D.

Xeg. No. ∕48,711

02/09/2004 JHCHILLA 00000003 230925

10050347

01 FC:1806

189.99 DA